cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
1,558 Views
Registered: ‎09-16-2013

FIFO Depth

Hi,

 

What is the FIFO depth for the below condition.

 

8bit parallel Data is coming continuously(i.e. There is no Burst length)

There is no Ideal cycle for write and read.

Write Frequency=100MHz

Read Frequency=70MHz

Thanks
Naveen G K
0 Kudos
1 Reply
Highlighted
Scholar
Scholar
1,522 Views
Registered: ‎02-27-2008

Impossible,

 

No FIFO is big enough:  it will always overflow.

 

Average read must be > or = to average write.  Only then does depth come into play, and is determined by the longest write . read period (how many more writes than reads may occur in that short time period).

Austin Lesea
Principal Engineer
Xilinx San Jose