UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor heller390
Visitor
7,289 Views
Registered: ‎02-21-2016

Hello I am trying to implement a turbo decoder using max log map bcjr algorithm in fpga .I am getting errors when i am checking syntax.Help me to remove the erors.

The errors are

ERROR:HDLParsers:851 - "H:/project/turbo_decoder/Max_Log_Map_Decoder_Block_Codes.vhd" Line 106. Formal ADDRESS_B of H_Matrix_ROM with no default value must be associated with an actual value.
ERROR:HDLParsers:850 - "H:/project/turbo_decoder/Max_Log_Map_Decoder_Block_Codes.vhd" Line 119. Formal port STATE_METRICS does not exist in Component 'Recursion_Unit'.
ERROR:HDLParsers:850 - "H:/project/turbo_decoder/Max_Log_Map_Decoder_Block_Codes.vhd" Line 120. Formal port PN_OUTPUT does not exist in Component 'Recursion_Unit'.
0 Kudos