UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer ruhul
Observer
2,785 Views
Registered: ‎05-03-2016

How to set timing constrain parameter for ise 14.7 to program for spartan-6 FPGA

Jump to solution

Hi , I am a beginner to FPGA and xilinx world.

I don't know how to set timing constrain to implement program in fpga. i have searched to see tutorial but failed to have helpful vedio.

Please, help me how can I solve my problem?

If anything wrong, forgive me.

Ruhul Amin

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Observer ruhul
Observer
5,378 Views
Registered: ‎05-03-2016

Re: How to set timing constrain parameter for ise 14.7 to program for spartan-6 FPGA

Jump to solution

Thanks, Its very helpful. My problem is s


@svanapar wrote:

@ruhul

 

Refer http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ug612.pdf to understand ISE constraints methodology.

You can use ISE constraints editor to create the constraints. Refer http://www.xilinx.com/itp/xilinx10/isehelp/pce_p_using_constraints_create.htm for more details.

 

Regards,

Sravanthi



olved.                

0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
2,772 Views
Registered: ‎08-01-2008

Re: How to set timing constrain parameter for ise 14.7 to program for spartan-6 FPGA

Jump to solution
check these document
http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_1/ise_tutorial_ug695.pdf

http://www2.ece.gatech.edu/academic/courses/fpga/Xilinx/downloads/lab1.pdf
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Explorer
Explorer
2,747 Views
Registered: ‎11-25-2015

Re: How to set timing constrain parameter for ise 14.7 to program for spartan-6 FPGA

Jump to solution

@ruhul

 

Refer http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ug612.pdf to understand ISE constraints methodology.

You can use ISE constraints editor to create the constraints. Refer http://www.xilinx.com/itp/xilinx10/isehelp/pce_p_using_constraints_create.htm for more details.

 

Regards,

Sravanthi

0 Kudos
Highlighted
Observer ruhul
Observer
5,379 Views
Registered: ‎05-03-2016

Re: How to set timing constrain parameter for ise 14.7 to program for spartan-6 FPGA

Jump to solution

Thanks, Its very helpful. My problem is s


@svanapar wrote:

@ruhul

 

Refer http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ug612.pdf to understand ISE constraints methodology.

You can use ISE constraints editor to create the constraints. Refer http://www.xilinx.com/itp/xilinx10/isehelp/pce_p_using_constraints_create.htm for more details.

 

Regards,

Sravanthi



olved.                

0 Kudos