cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Newbie
Newbie
8,501 Views
Registered: ‎04-01-2016

Please tell me about PLL of Spartan6

Jump to solution

Please tell me about PLL of Spartan6.
When the state of the input clock of PLL changes, is the reset to PLL necessary?
When Low was fixed reset of PLL, the following results were provided.
Even if the state of the input clock of PLL changed as for the simulation result of ISE, LOCKED signal became H.
In addition, in the board evaluation, LOCKED signal became H even if the state of the input clock of PLL changed.

 

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Explorer
Explorer
16,570 Views
Registered: ‎10-14-2015

Hi @m.okada

 

If it resolved you quaries ,Please mark the Answer as "Accept as solution.

 

Thanks,

Sarada

 

--------------------------------------------------​​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------​​--------------------------------------------

View solution in original post

0 Kudos
7 Replies
Highlighted
Explorer
Explorer
8,494 Views
Registered: ‎10-14-2015

 @m.okada,

 

Once after the reset sequence completed  the PLL will lock to provide the clean VCO frequency.

 

Please refer page 47 for PLL functions and reset sequence.

http://www.xilinx.com/support/documentation/user_guides/ug386.pdf

 

Thanks,

Sarada

 

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

0 Kudos
Highlighted
Newbie
Newbie
8,486 Views
Registered: ‎04-01-2016

Thank you for an answer.
Is it correct on page 47?
There was not information of the reset.

0 Kudos
Highlighted
Explorer
Explorer
8,481 Views
Registered: ‎10-14-2015

Hi @m.okada

 

Please check the Page 47 to 54 for the PLL function and reset sequence.

 

Thanks,

Sarada

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------​--------------------------------------------

0 Kudos
Highlighted
Newbie
Newbie
8,477 Views
Registered: ‎04-01-2016

I do not use GTP, is page 47 to 54 right?
My questions are as follows.
When the state of the input clock changed, is the reset of PLL necessary?
(as for the simulation of ISE, reset was unnecessary.)

0 Kudos
Highlighted
Explorer
Explorer
8,475 Views
Registered: ‎10-14-2015

Hi @m.okada.

 

Yes it is needed to reset the PLL if the input frequency to it changes.

 

Thanks,

Sarada

 

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------​--------------------------------------------

0 Kudos
Highlighted
Newbie
Newbie
8,472 Views
Registered: ‎04-01-2016

Thank you.

0 Kudos
Highlighted
Explorer
Explorer
16,571 Views
Registered: ‎10-14-2015

Hi @m.okada

 

If it resolved you quaries ,Please mark the Answer as "Accept as solution.

 

Thanks,

Sarada

 

--------------------------------------------------​​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
--------------------------------------------------​​--------------------------------------------

View solution in original post

0 Kudos