UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor ehab
Visitor
3,515 Views
Registered: ‎06-16-2016

Real time delay

Hi all,

I am working on Spartan 6 XC6SLX16 , I have a verilog code which I need to compute the real time delay for but I don't know how , 
I've seen the synthesis report and static timing report and I have the results but still these results are simulation results so anyone knows how can calculate the real time delay on Spartan 6 ?!

Thanks 

0 Kudos
1 Reply
Scholar austin
Scholar
3,488 Views
Registered: ‎02-27-2008

Re: Real time delay

e,

 

Count the clock cycles.  If, for example, the clock is 100 MHz, then 15 cycles is 15 * 10 ns or 150 ns.

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos