I want to generate higher clock frequencies. We are using PLL to get higher levels, but the output data bit received is shifted by one place.
When using the internal clock, the bit is received at correct sequence, while using the PLL ( and keeping the multiplier and divider constants as 1 - effectively achieving same clock frequency at the output) the bit is received with a shift in the data.
We are using Spartan 6 for generating higher clock frequency. Is this the problem regarding delay in generation of clock using PLL? If yes then what is the solution for it can you please explain to me.