cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
vaddi_iitg
Contributor
Contributor
7,374 Views
Registered: ‎07-30-2014

SystemclockP is a Single ended but iostandard is LVDS_25 which is differential

Jump to solution

[Drc 23-20] Rule violation (IOSTDTYPE-1) IOStandard Type - I/O port systemClockN is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential

 

I am getting this error

 

I am using Znyq zc702 board. I am using system clock 200MHZ . It gives differential output. I am using the template which is present in Vivado 2014.2 for IBUFDS. IBUFGDS is not there i those templates. Please help me

0 Kudos
1 Solution

Accepted Solutions
umamahe
Xilinx Employee
Xilinx Employee
10,291 Views
Registered: ‎08-01-2012

The following AR http://www.xilinx.com/support/answers/57109.html helps for your case.

 

Also refer http://www.xilinx.com/support/answers/38656.html. Concepts give idea about usage of differential pair signals

________________________________________________

Please mark this post as an "Accept as solution" in case if it helped to resolve your query. So that it will help to other forum users to directly refer to the answer.

Give kudos to this post in case if you think the information is useful and reply oriented.

View solution in original post

5 Replies
umamahe
Xilinx Employee
Xilinx Employee
10,292 Views
Registered: ‎08-01-2012

The following AR http://www.xilinx.com/support/answers/57109.html helps for your case.

 

Also refer http://www.xilinx.com/support/answers/38656.html. Concepts give idea about usage of differential pair signals

________________________________________________

Please mark this post as an "Accept as solution" in case if it helped to resolve your query. So that it will help to other forum users to directly refer to the answer.

Give kudos to this post in case if you think the information is useful and reply oriented.

View solution in original post

yenigal
Xilinx Employee
Xilinx Employee
7,367 Views
Registered: ‎02-06-2013

Hi

 

This is due to incorrect constraints on the clock source.

 

Compare your constraints with the master constraints file section of below doc and correct them

 

http://www.xilinx.com/support/documentation/boards_and_kits/zc702_zvik/ug850-zc702-eval-bd.pdf

Regards,

Satish

--------------------------------------------------​--------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful.
--------------------------------------------------​-------------------------------------------
0 Kudos
vaddi_iitg
Contributor
Contributor
7,361 Views
Registered: ‎07-30-2014

My constraints are correct i checked it

0 Kudos
aher
Xilinx Employee
Xilinx Employee
7,360 Views
Registered: ‎07-21-2014

Hi,

if you have used differential input clock,

are you also using IBUFDS/IBUFGDS to convert it to single ended?

 

thanks,

Shreyas

----------------------------------------------------------------------------------------------
Try to search answer for your issue in forums or xilinx user guides before you post a new thread.

Kindly note- Please mark the Answer as "Accept as solution" if information provided solves your query.
Give Kudos (star provided in right) to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
anusheel
Moderator
Moderator
7,347 Views
Registered: ‎07-21-2014

Hi,

 

Use IBUFGDS instead of IBUFDS.

 

Refer below link for more details and template related to IBUFGDS:

http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/7series_hdl.pdf

 

Let us know if you come across any issue.

 

Thanks,
Anusheel
-----------------------------------------------------------------------------------------------
Search for documents/answer records related to your device and tool before posting query on forums.
Search related forums and make sure your query is not repeated.

 

Please mark the post as an answer "Accept as solution" in case it helps to resolve your query.
Helpful answer -> Give Kudos
-----------------------------------------------------------------------------------------------

0 Kudos