UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor wywywgy520
Visitor
4,496 Views
Registered: ‎06-26-2016

Using Partial reconfiguration controller on VC707 ---Base on UG947 Lab3

Hi Friend

 

UG947 (v2016.2) June 13, 2016 lab3 : Partial Reconfiguration Controller IP

 

I want to know if somebody has finished  it on VC707.

 

BR

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
4,477 Views
Registered: ‎07-31-2012

Re: Using Partial reconfiguration controller on VC707 ---Base on UG947 Lab3

Hi,

You can try using the same design and then change the device and ensure you have got rid of any errors and also timing constraints are met.

Thanks,
Anirudh

PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution.
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
3,963 Views
Registered: ‎11-17-2008

Re: Using Partial reconfiguration controller on VC707 ---Base on UG947 Lab3

BR,

 

It'll be a little more than just changing the device.  You'll need to update the pinout of course, plus all the bitstream sizes to be computed for the PR Controller itself will be different.  But the design itself does not have to change.


I am updating UG947 for 2016.3 this fall to include not only the VC707 but also the VCU108.  Send me a PM and I can send you the constraint files and IP generation Tcl you'll need to target the VC707 now.

 

thanks,

david.

0 Kudos