Virtex-6 FPGA ML605

[rakeshgehalot]

ML605 xc6vlx240t 1ffg1156 FPGA chip How much I/O pin it has ?? without including peripherals.

[saradapr]

Hi @rakeshgehalot,

Please refer product table for IO details for the target package

https://www.xilinx.com/support/documentation/selection-guides/virtex6-product-table.pdf

https://www.xilinx.com/support/documentation/boards_and_kits/ug534.pdf

Thanks,

Sarada

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

[pvenugo]

Hi ,

Refer to pinout specification of ML605 at https://www.xilinx.com/support/documentation/user_guides/ug365.pdf

Regards

Praveen

[balkris]

you can find all the documentaiton here
https://www.xilinx.com/products/boards/ml605/reference_designs_12.3_archive.htm

[rakeshgehalot · Accepted solution]

Thanks Everyone @saradapr @pvenugo @balkris