UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Welcome & Join

New Message

Subject	Replies	Author	Kudos	Latest Post
Welcome & Join Board Guidelines [ 1 2 3 ]	26	stacias	4	‎03-01-2017 01:25 PM by stacias
README first: Help for new users [ 1 2 3 4 5 6 ]	52	eteam00	HOT!!!	‎07-05-2017 10:24 AM by jimmylehman
Unreasonably high LUT and FF	9	dy7886	0	‎07-20-2017 12:31 PM by noamlevine
Block RAM Memory Map (.BMM) file format *Problem...	1	sajjad.hussain@kit.edu	0	‎07-20-2017 11:58 AM by balkris
data sheet for spi flash winbond on spartan6	1	abhishek7	0	‎07-20-2017 10:30 AM by pratham
AXI4-Stream VIP directed transfers	4	edzel.raffinan	0	‎07-20-2017 07:28 AM by edzel.raffinan
AXI VIP Usage Guide	4	edzel.raffinan	0	‎07-20-2017 07:03 AM by edzel.raffinan
AXI DMAC core in EDK14.7	0	carloscruz	0	‎07-20-2017 06:07 AM by carloscruz
Launch SDK - Access is Denied	2	sockpastarock	0	‎07-20-2017 05:14 AM by sockpastarock
Data transfer from PS(DDR) to PL using HP port on ...	2	shrikanthym	0	‎07-20-2017 04:14 AM by shrikanthym
Timing issue with verilog case statement	1	vibl_rtl	0	‎07-20-2017 01:21 AM by a_chami
How to optimize codes using the synthesis options ...	0	thaus_015	0	‎07-20-2017 12:45 AM by thaus_015
Stopping Operation on SDK	0	eyyup_gun	0	‎07-19-2017 11:27 PM by eyyup_gun
AXI video in and out	0	nhphucky13	0	‎07-19-2017 08:43 PM by nhphucky13
Virtex 5 to DDR2 interface using MIG3.61	0	aminpix	0	‎07-19-2017 05:04 PM by aminpix
how does a PCIE endpoint recived master privilege	8	tchin123	0	‎07-19-2017 04:04 PM by tchin123
ug1018	6	mamin	0	‎07-19-2017 02:25 PM by esfa.2008
vivado version upgrade	2	tchin123	0	‎07-19-2017 01:32 PM by josephsamson
Vivado 2016.2 simulator issues [ 1 2 ]	10	nepa6953	0	‎07-19-2017 01:31 PM by nepa6953
Closing simulator freezes vivado 2016.2 on Windows...	5	cgreco	0	‎07-19-2017 01:29 PM by nepa6953
How to Import Vivado Out of Context (OOC) IP into ...	2	jigar89	0	‎07-19-2017 10:28 AM by jigar89
Failed to build project in petalinux 2017.1	4	j_gavillan	1	‎07-19-2017 09:31 AM by mattbrowner
Tİming requirement are not matched for xapp1287	7	seratacay	0	‎07-19-2017 06:45 AM by florentw
IBUFDS_GTE3 missing for Kintex Ultrascale plus	2	bloodywin	0	‎07-19-2017 05:12 AM by bloodywin
IO port pullp/down resisitor	7	jumper_qb	0	‎07-19-2017 03:28 AM by gnarahar
ARM gcc linker Error	0	mrcooker	0	‎07-19-2017 01:15 AM by mrcooker
PS Pushbutton Latching to high in zc702	1	kevin.ramesh	0	‎07-19-2017 12:38 AM by kevin.ramesh
how to use SPI externally in zc702	4	abhishek7	0	‎07-19-2017 12:37 AM by gnarahar
UARTLite ISR Comes only once on Power on	2	trilok_4	0	‎07-18-2017 08:16 PM by trilok_4
Cordic v2.0 Square Root sim model issue for produc...	0	rbonella	0	‎07-18-2017 05:52 PM by rbonella
petalinux 2017.1 postinstall hook failed	0	jenny_august13	0	‎07-18-2017 12:43 PM by jenny_august13
2.5D design in Virtex 7	2	pankaj@05	0	‎07-18-2017 10:21 AM by pankaj@05

Subject	Kudos
Re: authentication failed when logging into the fo...	2
Re: authentication failed when logging into the fo...	2
Re: authentication failed when logging into the fo...	2
Re: Setting FPGA clock rate	2
Re: slices on FPGA	2