Showing results for 
Show  only  | Search instead for 
Did you mean: 
Registered: ‎12-14-2015

error while synthesize. signal can't be synthesized.



I am working in a wishborne bus and I have the next problem when I synthetize:


line 122: Signal data<0> cannot be synthesized, bad synchronous description. The description style you are using to describe a synchronous element (register, memory, etc.) is not supported in the current software release.


The problem is here:


process (RST_I, DATp_I, DATm_I, cnt2)  this is line 122.
        if (rising_edge(RST_I)) then
              cnt <= 0;
             data <= (others => '0');
       elsif (rising_edge(DATp_I) and cnt <4) then
            data(cnt) <= DATp_I;       here is where could be the problem when inicialized.
            cnt<= cnt+1;
      elsif (rising_edge(DATm_I) and cnt <4)then
           cnt<= cnt+1;
          data(cnt) <= DATm_I;
     elsif (cnt2 = count_module) then
          cnt <= 0;
          data <= (others => '0');
    end if;
end process;


I have searched at the forum for similar errors and i get into someone who had a problem of the priority with the clock event and the process. I triyed to change my program with the indications are given to him but it doesn't work.


Thank you very much.

0 Kudos
1 Reply
Registered: ‎03-31-2012

please don't post the same question multiple times.
- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
0 Kudos