cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
sophia_123
Participant
Participant
2,022 Views
Registered: ‎10-17-2016

fail to debug XADC on board using external voltage

Hi,

I am using XADC on Zybo board in PL.an external valtage in 0~1v is used. A simulation on the XADC is successful to be done,the results of transformation are correct. However, when I connect a external power to the pin, the result as showed on LEDs is wrong.Is it the constraint wrong?

My constraint is as follows.

the pin1 as vauxp0 is connected to external power.

the pin7 as vauxn0 is connected to GND.

the pin2 as vp is connected to GND.

the pin7 as vn is connected to GND.

 

Sophia

捕获.GIF
0 Kudos
2 Replies
sophia_123
Participant
Participant
2,020 Views
Registered: ‎10-17-2016

the above description has a little wrong, the following is right.

My constraint is as follows.

the pin1 as vauxp0 is connected to external power.

the pin7 as vauxn0 is connected to GND.

the pin2 as vp is connected to GND.

the pin8 as vn is connected to GND.

0 Kudos
sandrao
Community Manager
Community Manager
1,917 Views
Registered: ‎08-08-2007

How do you have the AUX IOs instantiated at the toplevel of the design? This is a Virtex-5 AR but its still true for 7 Series

https://www.xilinx.com/support/answers/29240.html

The AUX IOs have to be called out at the toplevel of the design. If you are using Vivado you need to also give them a LOC and IOSTANDARD.

Thanks,

Sandy


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub , Versal Blogs and the Versal Useful Resources .

------------------------------------------------------------------------------------------------
0 Kudos