UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor chy520cvv
Visitor
2,209 Views
Registered: ‎07-03-2014

problem about IPI

when i use IPI to package my own IP,  I want to use some pins of the vector port defined like user can expand its vector ports (a[31:0]) of the IPcore vivado has for using some pins (a[7:0]). 

0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
2,202 Views
Registered: ‎08-02-2011

Re: problem about IPI

You can use parameters or generics to specify the port widths:

parameter DATA_WIDTH = 32
...
input a[DATA_WIDTH-1:0]

The IP Packager tool will recognize this and automatically add it to the GUI for your IP
www.xilinx.com
Visitor chy520cvv
Visitor
2,192 Views
Registered: ‎07-03-2014

Re: problem about IPI

the proper example is that there is a vector port a[31:0],i want to use the middle pins of it a[27:20]

0 Kudos
Xilinx Employee
Xilinx Employee
2,190 Views
Registered: ‎08-02-2011

Re: problem about IPI

parameter MSB = 27
parameter LSB = 20
...
input a[MSB:LSB]
www.xilinx.com
0 Kudos