UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 

CAPI Acceleration Development Kit brings coherent FPGA acceleration to IBM POWER8 servers

Xilinx Employee
Xilinx Employee
0 0 62.7K

Alpha Data has announced a CAPI Acceleration Development Kit based on its ADM-PCIE-7V3 PCIe board incorporating a Xilinx Virtex-7 690T FPGA, IBM’s CAPI (Coherent Accelerator Processor Interface) protocol, a library of Alpha Data CAPI reference designs, and IP from Xilinx and 3rd-party vendors. CAPI is IBM’s high-speed acceleration protocol for servers based on the company’s POWER8 superscalar, symmetric multiprocessors used in its high-end servers. The protocol connects custom acceleration engines to the coherent fabric of the POWER8 chip that removes both the overhead of an I/O subsystem and the software required to communicate through such a subsystem, which produces accelerators with much better performance.

 

 

Alpha Data ADM-PCIE-7V3.jpg

 

Alpha Data ADM-PCIE-7V3 PCIe accelerator board based on a Xilinx Virtex-7 FPGA

 

 

 

CAPI as implemented on IBM’s POWER8 systems provides a high-performance way to implement client-specific, computation-heavy algorithms on an FPGA. These accelerated algorithms can replace application programs running on a POWER8 processor core. Using CAPI, POWER8 systems can treat the FPGA-based accelerator as a coherent peer to the POWER8 processors. Because of CAPI's peer-to-peer coherent relationship with the POWER8 processors, data intensive programs are easily offloaded to the FPGA and these offloaded functions operate as part of the application, which results in higher system performance with a much smaller programming investment. In IBM’s view, this approach allows hybrid computing to be successful across a much broader range of applications.

 

Here’s a block diagram of the way this all works:

 

 

CAPI Block Diagram.jpg

 

Alpha Data CAPI Acceleration Development Kit Hardware Block Diagram

 

 

 

The Alpha Data CAPI Acceleration Development Kit includes the PSL (Power Service Layer), which resides on the FPGA and provides the infrastructure connection to the POWER8 chip; examples of user-defined AFUs (Accelerator Function Units); as well as CAPI-specific OS Kernel extensions and library functions. This kits includes all needed components to significantly reduce development time.

 

Note: This announcement is part of the OpenPOWER Summit taking place today in Beijing.