We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Development team at Yonsei University demos full-duplex LTE prototype for 5G systems

by Xilinx Employee ‎06-16-2015 11:16 AM - edited ‎01-06-2016 02:01 PM (52,007 Views)

A research group at Yonsei University working on future wireless communications systems has demonstrated a real-time, full-duplex LTE radio system at IEEE Globecom in Austin, Texas last December. The team is using a novel antenna approach and has been working with National Instruments SDR platforms and the LabVIEW graphical programming environment. The full-duplex prototype is based on the LTE downlink standard with the following system specifications:


  • Transmission bandwidth of 20 MHz
  • 72 MHz sampling rate
  • 15 kHz subcarrier spacing
  • 2048 fast Fourier transform (FFT) size
  • Variable 4/16/64 quadrature amplitude modulation (QAM)


Here’s a block diagram of the prototype system:



Full-Duplex LTE SDR Prototype Block diagram.jpg 



Note that the red rectangle in the block diagram performs the real-time baseband signal processing and digital self-interference cancellation required for full-duplex operaiton, implemented with a National Instruments PXIe-7965R FlexRIO FPGA module based on a Xilinx Virtex-5 SX95T FPGA. For further technical details, see “Prototyping Real-Time Full Duplex Radios” on the National Instruments Web site. Also, here’s a short 4-minute video about the project:






About the Author
  • Be sure to join the Xilinx LinkedIn group to get an update for every new Xcell Daily post! ******************** Steve Leibson is the Director of Strategic Marketing and Business Planning at Xilinx. He started as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He's served as Editor in Chief of EDN Magazine, Embedded Developers Journal, and Microprocessor Report. He has extensive experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.