UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Opal Kelly’s $299.99 Brain-1 board features a Xilinx Zynq Z-7012 SoC and low-cost, high-speed mezzanine connectors

by Xilinx Employee ‎11-21-2017 12:16 PM - edited ‎11-21-2017 12:24 PM (4,840 Views)

 

Back in August, when Opal Kelly announced the SYZYGY high-speed mezzanine bus specification, you just knew there would be a board coming soon with SYZYGY support. That’s board’s now here; it’s called the SYZYGY Brain-1; it’s based on the Xilinx Zynq Z-7012 SoC; and it’s available through Crowd Supply for $299.95. In addition to the Zynq Z-7012 SoC, the board includes 1Gbyte of DDR3 SDRAM, three SYZYGY Standard ports, one SYZYGY Transceiver port, a USB Type-C OTG port, a Gigabit Ethernet port, and an SD card slot. A Standard SYZYGY connector offers 8 differential-pair signals (or 16 single-ended signals) plus another 12 single-ended, impedance-controlled signals. The Transceiver SYZYGY connector offers four lanes of Gigabit-class transceiver connections plus additional 18 single-ended signals. The SYZYGY specification and the Brain-1 board obviously make good use of the Zynq Z-7012 SoC's excellent programmable connectivity and high-speed SerDes ports.

 

 

 

Opal Kelly SYZYGY Brain 1 based on a Zynq Z-7012 SoC.jpg 

 

 

Opal Kelly SYZYGY Brain-1 based on a Xilinx Zynq Z-7012 SoC

 

 

 

Now a brand new mezzanine bus interface standard is not very helpful unless there are mezzanine boards available, so Opal Kelly has developed a few:

 

 

Opal Kelly SYZYGY Mezzanine Modules.jpg 

 

 

 

Note, for more information about Opal Kelly’s SYZYGY specification, see “Is Opal Kelly’s SYZYGY the new "Goldilocks" high-speed, mezzanine-board and peripheral I/O standard?

 

Labels
About the Author
  • Be sure to join the Xilinx LinkedIn group to get an update for every new Xcell Daily post! ******************** Steve Leibson is the Director of Strategic Marketing and Business Planning at Xilinx. He started as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He's served as Editor in Chief of EDN Magazine, Embedded Developers Journal, and Microprocessor Report. He has extensive experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.