We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Uni-T’s Ultra Phosphor UPO2104CS 4-channel, 100MHz, 1Gsamples/sec DSO uses Spartan-6 FPGA to capture 30K waveforms/sec

by Xilinx Employee on ‎12-07-2017 11:50 AM (16,122 Views)


Last month, Dave Jones tore down yet another low-end DSO—the Uni-T Ultra Phosphor UPO2104CS 4-channel, 100MHz, 1Gsamples/sec scope—on his EEVBlog Web site and he found a Xilinx Spartan-6 FPGA inside. (It appears in the video at 22:00.) The Spartan-6 LX45 FPGA manages the DSO’s sample memories which include a fast SRAM and an SDRAM.




Uni-T UPO2014CS DSO.jpg


Uni-T Ultra Phosphor UPO2104CS 4-channel, 100MHz, 1Gsamples/sec DSO





Here’s a photo of the Spartan-6 LX45 FPGA on the DSO’s main board.




Uni-T UPO2014CS Spartan-6 detail.jpg 


Spartan-6 FPGA detail from Uni-T Ultra Phosphor UPO2104CS DSO

(Photo courtesy of Dave Jones)




As with many DSOs that Dave Jones has torn down, the Spartan-7 FPGA manages the flow of captured data from the DSO’s 1Gsample/sec ADC and through the DSO’s sample memory. As a result, the scope can capture 30,000 waveforms/sec and it can capture as many as 65,000 waveform frames in its SDRAM capture buffer. In the image above, the length-matched signal lines emerging from the top of the Spartan-6 FPGA lead to the fast SRAM capture memory and the length-matched lines emerging from the bottom of the FPGA lead to the SDRAM waveform memory.


Here’s Jones’ 33-minute teardown video. The Spartan-6 FPGA appears at around 22:00 in the video.








Uni-T’s UPO2104CS DSO currently sells for $538.88 on Banggood.com.



About the Author
  • Be sure to join the Xilinx LinkedIn group to get an update for every new Xcell Daily post! ******************** Steve Leibson is the Director of Strategic Marketing and Business Planning at Xilinx. He started as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He's served as Editor in Chief of EDN Magazine, Embedded Developers Journal, and Microprocessor Report. He has extensive experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.