UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Want to get on board the Xilinx UltraScale+ FPGA express now? BittWare ships two boards to help you do just that

by Xilinx Employee ‎10-11-2016 09:03 AM - edited ‎10-11-2016 09:09 AM (21,312 Views)

 

 

Today, BittWare announced the first customer shipments of two PCIe boards based on 16nm Xilinx Virtex UltraScale+ FPGAs: the XUPP3R and the XUPPL4. The BittWare XUPP3R is a 3/4-length PCIe board based on a Xilinx Virtex UltraScale+ XCVU9P FPGA that supports PCIe Gen4 x8 or Gen3 x16 and offers four front panel QSFP28 cages, each supporting 4 lanes of up to 25 Gbps with support for 10/25/40/100 GbE. The board also incorporates four DIMM sockets that accommodate as much as 256Gbytes of DDR4 SDRAM or BittWare’s high-performance QDR DRAM DIMMs. For even higher memory performance, you can also order the board populated with an optional 2Gbyte Hybrid Memory Cube (HMC) module.

 

 

BittWare XUPP3R UltraScale Plus Board.jpg

 

 

BittWare’s XUPP3R PCIe board based on a Xilinx Virtex UltraScale+ XCVU9P FPGA

 

 

 

The XUPPL4 is a low-profile PCIe board based on a Xilinx Virtex UltraScale+ XCVU3P FPGA that supports PCIe Gen4 x8 or Gen3 x16 and offers two front panel QSFP28 cages, each supporting 10/25/40/100 GbE. The board accommodates as much as 32Gbytes of DDR4 SDRAM.

 

 

BittWare XUPPL4 UltraScale Plus Board.jpg

 

 

BittWare’s XUPPL4 PCIe board based on a Xilinx Virtex UltraScale+ XCVU3P FPGA

 

 

Labels
About the Author
  • Be sure to join the Xilinx LinkedIn group to get an update for every new Xcell Daily post! ******************** Steve Leibson is the Director of Strategic Marketing and Business Planning at Xilinx. He started as a system design engineer at HP in the early days of desktop computing, then switched to EDA at Cadnetix, and subsequently became a technical editor for EDN Magazine. He's served as Editor in Chief of EDN Magazine, Embedded Developers Journal, and Microprocessor Report. He has extensive experience in computing, microprocessors, microcontrollers, embedded systems design, design IP, EDA, and programmable logic.