UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
262 Views
Registered: ‎11-19-2018

7 Series Memory Mapped PCIe Simulation not working

Hi, 

working on a  project using xilinx artix 100t Devices with Memory Mapped PCIe Single lane GEN1 .

Generated Example project for simulation , got few errors

i)  Got Error  ->  BRAM version mismatch .

    Using TCL Command  able to put back the BRAM 4.1 version on the Project list. 

ii)  While running simulation got  error  viz   axi_rid  ports  missing ect  

    Disbaled the some of the ports of BRAM so that simulation moves on  

 

Attached is the Snap shots of errors while creating a example from PCIe Core , so we can integrate the same to the custom design for furture simulation.  

 

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
182 Views
Registered: ‎07-26-2012

Re: 7 Series Memory Mapped PCIe Simulation not working

This issue has been reported. It was fixed in Vivado 2019.1. Can you try Vivado 20191.?

0 Kudos