UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
409 Views
Registered: ‎10-13-2016

Capturing ADC data with KC705 Evaluation Board

hi

I am using ADS5294EVM which is a 8 channel ADC
the output from ADC is LVDS

i have a FMC-ADC-ADAPTER which is used to interface
ADC to KC705 board.

i need to tranfer the ADC data to DDR3 meomry
in KC705 board.

the HR bank of FPGA which is connected FMC connector
has VCCO votage VADJ_FPGA = 2.5 V set as default

how do i capture the data from ADC to KC705 DDR3 memory?

which IOSTANDARD must be used to constraint file
for input to FPGA from ADC?

 Thanks and Regards

Gaonkar

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
358 Views
Registered: ‎06-21-2018

Re: Capturing ADC data with KC705 Evaluation Board

Hi Gaonkar,

KC705 has 2 FMC connectors: J2 which is LPC and J22 which is HPC. Both of them have several pins set up as LVDS to communicate with your ADC.

Please take a look at UG810, pg 63-70:

https://www.xilinx.com/support/documentation/boards_and_kits/kc705/ug810_KC705_Eval_Bd.pdf

Thanks,

Andres

 

0 Kudos