cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Narasimha
Visitor
Visitor
463 Views
Registered: ‎09-10-2020

Constraints

Jump to solution

How can I get master xdc files for ZYNQ-7000 board

 

 

0 Kudos
1 Solution

Accepted Solutions
joancab
Advisor
Advisor
329 Views
Registered: ‎05-11-2015

You don't get a constraints file per chip or per board. You make your own constraints per project.

Here is the Constraints User Guide 

Some constraints, like pin location and interface depend on the board and some evaluation boards provide an example constraints file with their documentation.

But that's not all. You may want to change some locations or standards, so better if you actually know how to make and modify them.

Then there are timing constraints, these are completely project-specific and essential to know.

View solution in original post

4 Replies
florentw
Moderator
Moderator
417 Views
Registered: ‎11-09-2015

Hi @Narasimha 

What is the board? ZYNQ-7000 is a devices family. There a multiple boards based on this device like from Xilinx there is the ZC702 and ZC706.


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
Narasimha
Visitor
Visitor
357 Views
Registered: ‎09-10-2020

I actually wanted for z010clg400-1 or z020clg400-1 FPGA configurations

0 Kudos
kdeshwal
Xilinx Employee
Xilinx Employee
335 Views
Registered: ‎11-12-2019

Hi @Narasimha ,

Xilinx provide XDC file for only Evaluation boards.

For custom boards, User needs to create their own constraint files (xdc) based on interface and voltage compatibility with other peripheral in the system.
You can refer to the pinout file for reference.
https://www.xilinx.com/support/package-pinout-files/zynq7000-pkgs.html

Thanks,
Kuldeep

-------------------------------------------------------------------------------------------------------------
Please give Kudo and Accept as a Solution if solution provided seems helpful.
Have a look at our Versal Design Process Hub, Versal Blogs and the Versal Forum Useful Resources
-------------------------------------------------------------------------------------------------------------
0 Kudos
joancab
Advisor
Advisor
330 Views
Registered: ‎05-11-2015

You don't get a constraints file per chip or per board. You make your own constraints per project.

Here is the Constraints User Guide 

Some constraints, like pin location and interface depend on the board and some evaluation boards provide an example constraints file with their documentation.

But that's not all. You may want to change some locations or standards, so better if you actually know how to make and modify them.

Then there are timing constraints, these are completely project-specific and essential to know.

View solution in original post