07-30-2019 03:41 AM
I am using Kcu105 with J22 FMC loopback board.
I want to implement xapp1274 (Asynch mode) on my board. I found out that J22 FMC loopback board has a loopback connection between banks of 68 to 67. I want to know that how can I change sources to have the desired platform for testing loopback with FMC loopback board?
I have read readme file of xapp1274 implementation, but the file and pdf don't mention how to change the design to have RX and Tx in a separate I/O banks
07-30-2019 06:49 AM
07-30-2019 09:38 PM
do you mean that I should double instantiate Byte_Top_RxTx_Prbs module and then select one of them for bank 67 and the other one for bank 68?
as I've seen Xilinx declare that this project is suitable for testing loop back in Kcu105 board with FMC loopback (J22) daughterboard. I need minimum change to implement AsyncDataCapture_Byte code in my board.