UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor horse360
Visitor
2,365 Views
Registered: ‎03-23-2012

I want to make two Vertex6 ML605 boards communicate with eath other,how can I do it?

(1)Well,I'm just starting FPGA programming,at the begining,I thought I should use the Vertex6 Tri-mode Ethernet Mac IP core using Verilog in ISE to  make two Vertex6 ML605 boards communicate with eath other,but I found it's too difficult because there're too many interfaces in the IP core,and I don't know how to control them.Latter,I found I should use EDK with XPS and SDK in C code to make two Vertex6 ML605 boards communicate with eath other,I still don't know how....

(2)As I know,the IP core comunicates at data link level,how can I make comunication reliable? 

 

Can anybody help me and tell me how?

Thanks a lot in advance!!:smileyhappy:

0 Kudos