UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
220 Views
Registered: ‎04-08-2017

IBERT Example Design VC7007: Link exists in all three lines when No SFP module or SMA cable connected

I am testing the IBERT example design in VC707. I followed the guidelines in XTP210. 

I inserted SFP Loopback adapter and connected SMA cables. 

When I click create links, I see all links MGT_X1Y0 (SMA), MGT_X1Y1(SGMII) and MGT_X1Y2(SFP).

 

I wonder why I see SGMII is linked although in the example design it shows no link for SGMII.

 

Surprisingly, when I removed SFP module and SMA cables, I still see the links and IBERT reports there is no error. 

I would appreciate any help on this problem. 

0 Kudos
1 Reply
Contributor
Contributor
198 Views
Registered: ‎04-08-2017

Re: IBERT Example Design VC7007: Link exists in all three lines when No SFP module or SMA cable connected

The problem was related to SFP_EN signal. Once I set it the problem is solved. Thanks.