UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
210 Views
Registered: ‎12-29-2019

KC705 and Vivado 2019.2

Jump to solution

I've bought the KC705 and have downloaded Vivado 2019.2, but I cannot get any of the reference designs to build. I'm also trying to do a really simply Verilog program that blinks the LEDs, but the the compiler complains about constraints, and no matter what I put in them, it won't build. I found an old master xdc file for KC705, but it won't build either. 

So, how are you supposed to do designs with the KC705? Should you download 2014.x version instead, or is there an up-to-date xdc that actually compiles on 2019.2?

 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
81 Views
Registered: ‎06-14-2010

Re: KC705 and Vivado 2019.2

Jump to solution

Hello leif@rdos.net ,

This topic is still open and is waiting for you.

If your issue is not solved yet, please reply in the thread, so that we can assist you with your issue.

However, if your question is answered and/or your issue is solved, please mark a response as Accepted Solution (more info on this can be found here: https://forums.xilinx.com/t5/help/faqpage/faq-category-id/solutions#solutions). This way, the topic can be completed then. We appreciate your help.

Kind Regards,
Anatoli Curran,
Xilinx Technical Support
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

0 Kudos
3 Replies
Moderator
Moderator
142 Views
Registered: ‎09-15-2016

Re: KC705 and Vivado 2019.2

Jump to solution

Hi leif@rdos.net 

Can you show what is the exact error you get? Design on KC705 should build successfully on 2019.2 with proper contraints used.

Regards
Rohit
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

0 Kudos
Moderator
Moderator
82 Views
Registered: ‎06-14-2010

Re: KC705 and Vivado 2019.2

Jump to solution

Hello leif@rdos.net ,

This topic is still open and is waiting for you.

If your issue is not solved yet, please reply in the thread, so that we can assist you with your issue.

However, if your question is answered and/or your issue is solved, please mark a response as Accepted Solution (more info on this can be found here: https://forums.xilinx.com/t5/help/faqpage/faq-category-id/solutions#solutions). This way, the topic can be completed then. We appreciate your help.

Kind Regards,
Anatoli Curran,
Xilinx Technical Support
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

0 Kudos
69 Views
Registered: ‎12-29-2019

Re: KC705 and Vivado 2019.2

Jump to solution

I suppose most of it is not relevant anymore. There are problems with the documentation, and constraint files, but it's possible to solve. At least the PCIe project does build without much fuss with 2019.2, but the SDRAM won't (because of contraints). You really should update the documents and source files so they build with the latest Vivado version. Many newcomers might use KC705, and if they cannot build reference projects, they might just give up and move on to something else.

 

0 Kudos