We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Participant cesys
Registered: ‎08-02-2013

Programming QSPI Flash of AC701 board AXI Quad SPI IP Core in block design

I have a working Vivado 2015.1 block design using AXI interconnect with Microblace and some peripherals.

Next, I want to add the AXI QUAD SPI 3.2 core to make the SPI Flash of the AC701 board accessible by the MB.


1. There are some configuration options like XIP mode and Performance mode. Do I have to check them?


2. Is there a QSPI Flash example using Vivado block design? All I found so far is an example for the Virtex-5 with ISE.




0 Kudos