UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant tm_jin
Participant
5,554 Views
Registered: ‎10-10-2007

Spartan-3E Starter Kit board problem

Now i have got a Spartan-3E Starter Kit Board ,and use it to study how to use MIG to generate a ddr sdram interface. Throuth the board files MIG generated, i know that  " MIG v1.7 won't allow you to specify to use Bank3 for all Address, Data, and Control IO, and therefore much of the .ucf file had to be carefully hand-modified specifically for this board " and some rtl source files had been changed (A new module RAM8D_1 is added and RAM8D_0 module was hand modified). So i  want to konw how to make this changes  in the .ucf file, it seems too complex. And if i design a borad myself and want to change the  pins MIG had been assigned,what should me do?
thanks a lot!! 
0 Kudos