cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
335 Views
Registered: ‎05-12-2018

VC709 +SYS_CLK

FOR HELP:

       I set clk as picture,but cannot receiver anyone clk .

snipaste_20190824_092019.png
snipaste_20190824_092031.png
0 Kudos
1 Reply
Highlighted
Xilinx Employee
Xilinx Employee
261 Views
Registered: ‎06-21-2018

Hi first.fpga,

IBUFGDS is not a valid primitive for 7 series FPGAs:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug953-vivado-7series-libraries.pdf

Can you try with IBUFDS instead and see if that fixes it?

Thanks,
Andres

 

 

0 Kudos