UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
138 Views
Registered: ‎03-01-2019

Xilinx ChipScope (ILA) bandwidth

Hello,

I am working with the VC707 Evaluation kit (Virtex 7) and I need to know how many bits I can offload using ILA (Vivado 2019.1) in each second. I know that the JTAG clock frequency is 15 MHz and my ila is connected to a system clock of 150 MHz. The ila setting is the following:

  1. Capture mode: ALWAYS
  2. Number of Windows: 10
  3. Window data depth: 2

I need to be able to offload 12 values of 10 bit in about 40 us. Is it possible to meet these timing using ILA?

Many thanks in advance

0 Kudos