cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
698 Views
Registered: ‎11-07-2019

Xilinx Zynq UltraScale+ MPSoC ZCU102 Kernel Booting

Hello,

i have two Xilinx ZCU 102 Boards from the Evaluation Kit. I build up the setup from the Xilinx guide "Getting started with Xilinx TSN IP Solution from 17-June-2019"

Both boards have the PCB print Revision 1.1.

The SD card was build as shown in the guide.

On the first board the sd card is booting fine and everything is working fine. Kernel and TSN is working.

On the second board the sd card doesnt boot.

Terminal output:

Xilinx Zynq MP First Stage Boot Loader
Release 2019.1 Jun 20 2019 - 05:52:13

The first board shows in booting:

Xilinx Zynq MP First Stage Boot Loader
Release 2018.3 Nov 18 2019 - 12:45:03
PMU Firmware 2019.1 Jun 20 2019 05:53:42
PMU_ROM Version: xpbr-v8.1.0-0
NOTICE: ATF running on XCZU9EG/silicon v4/RTL5.1 at 0xfffea000
NOTICE: BL31: Secure code at 0x0
NOTICE: BL31: Non secure code at 0x8000000
NOTICE: BL31: v2.0(release):xilinx-v2018.3-720-g80d1c79
NOTICE: BL31: Built : 08:08:24, Jun 17 2019
PMUFW: v1.1

The second board is a brand new out of the box. The first one a older one and in using.

Is there a problem  with the first stage boot loader of the binaries from the guide with newer boards?

Board1:

@ver
May 17 2017 12:51:57

Board2:

@ver
Jul 5 2017 11:32:33

Many greetings

Lutz

 

 

 

 

0 Kudos
3 Replies
katsuki
Xilinx Employee
Xilinx Employee
632 Views
Registered: ‎11-05-2019

 

Hi

How about AR#71961.

 

Thanks

 


Don’t forget to reply, kudo, and accept as solution. If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
0 Kudos
602 Views
Registered: ‎11-07-2019

I can´t generate a new FSBL because i am using the precompiled files from the guide "Getting Started with Xilinx TSN IP Solution" from Xilinx. Maybe you update these files.

0 Kudos
katsuki
Xilinx Employee
Xilinx Employee
580 Views
Registered: ‎11-05-2019

 

Hi,

 

Please indicate the URL you are using.

If there is no design data to rebuild, I think that FSBL cannot be recreated.

It may be better to consult with Sales or FAE.

 

Thanks,

Yoichi


Don’t forget to reply, kudo, and accept as solution. If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
0 Kudos