cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
7,882 Views
Registered: ‎08-30-2013

Xilinx xc7z020 zynq UG873 example error

Hi everybody,

 

I started learning how to design with this platform some weeks ago and I have a problem:
I was following the file UG873, the example with cdma and axi hp slave port. I did everything step by step and nothing else and the design rule check in XPS doesn't show error. When I come back to Planahead and I try doing a synthesis I have this error:
First of all a message box window with a platgen.exe error (it says that I don't have dynamic link with libMdtSynthUtils.dll).
When I click ok button, in the tlc console I have this message:

"platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa -toplevel no -ti system1_i -msg __xps/ise/xmsgprops.lst system1.mhs
make: *** [implementation/system1_processing_system7_0_wrapper.ngc] Error -1073741511
ERROR:EDK -
Error while running "make -f system1.make netlist".
ERROR: [Edk-166] (generate_target): Failed to execute XPS script. Please check for any errors reported by the XPS application in the console: [C:/Users/metalgarri/Desktop/tesi/ZYNQ/workspace/axi_cdma_example/axi_cdma_example.srcs/sources_1/edk/system1\__xps/pa\_system1_synth.tcl]"

 

The other examples on this tutorial work well.

 

My configuration is: Xilinx ise design suite 14.1 and Zedboard.

 

Can anyone please help me to solve this issue?

 

I really thank you
Carmine

0 Kudos
4 Replies
Highlighted
Xilinx Employee
Xilinx Employee
7,860 Views
Registered: ‎08-02-2007

Hi,

 

Try to open the system.xmp in the PlanAhead GUI and try to generate netlist in XPS environment. (EDK Tools --> GUI -->

 

Hardware --> Generate Netlist) This will identify the reason for the error you are seeing.

 

--HS

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
Highlighted
Visitor
Visitor
7,853 Views
Registered: ‎08-30-2013

The error message in XPS is vague too...

But seems to work if I remove the CDMA ip instance from the design...

Could it be a license issue?

Tags (1)
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
7,847 Views
Registered: ‎08-02-2007

Hi,

 

That's strange. I dont think CDMA has a license. http://www.xilinx.com/products/intellectual-property/axi_central_dma.htm

 

Any other IP's connected to CDMA???? Post the log file, i will check.

 

--HS

 

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Visitor
Visitor
7,837 Views
Registered: ‎08-30-2013

ERROR:EDK:1592 - IPNAME:system1_axi_cdma_0_wrapper INSTANCE:axi_cdma_0 -
C:\Users\metalgarri\Desktop\tesi\ZYNQ\workspace\axi_cdma_example\axi_cdma_exa
mple.srcs\sources_1\edk\system1\system1.mhs line 154 - failed to move
C:\Users\metalgarri\Desktop\tesi\ZYNQ\workspace\axi_cdma_example\axi_cdma_exa
mple.srcs\sources_1\edk\system1\implementation\axi_cdma_0_wrapper\axi_cdma_0_
wrapper.ucf to
C:\Users\metalgarri\Desktop\tesi\ZYNQ\workspace\axi_cdma_example\axi_cdma_exa
mple.srcs\sources_1\edk\system1\implementation\system1_axi_cdma_0_wrapper.ncf
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1_processing_system7_0_wrapper.ngc] Error 2

 

that is the error I receive from XPS after netlist generation...

and this is mhs file...

0 Kudos