UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
704 Views
Registered: ‎09-29-2018

ZCU102 Displayport example design not working

Hi,

I have a brand new ZCU102 EVM and I'm following displayport subsystem 1.4 user guide example design. I was using TX only design. The bit file was generated suscessfully. In SDK, I was able to import example of xdptxss_zcu102_dp14_tx, build was successful.

When I run it, nothing shows up on Tera term. 

Then I run in debug mode, CortexR0 #0 is running and not stopping at main(). I paused it, it stops at function Xil_DCacheInvalidateRange.

Could you help to see what issue it is?

I'm using vivado 2018.2 in windows10.

Thanks!

Regards,

Michelle

0 Kudos
9 Replies
Scholar watari
Scholar
669 Views
Registered: ‎06-16-2013

Re: ZCU102 Displayport example design not working

Hi @michelle

 

I'm not familier with ZCU102.

But I'd like to know the followings to find the route cause.

 

- What monitor do you use ?

- How do you connect to monitor ? DP cable or other ?

<Extra question>

- What resolution do you want to output ?

- How do you set resolution and video timing ?

 

Best regards,

Moderator
Moderator
659 Views
Registered: ‎11-09-2015

Re: ZCU102 Displayport example design not working

HI @michelle,

  • Do you have the DP1.4 FMC card from inrevium?
  • Did you set the Vadj voltage to 1.8V?

Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Adventurer
Adventurer
644 Views
Registered: ‎09-29-2018

Re: ZCU102 Displayport example design not working

Hi,

@watari @florentw

I have FMC card and I can change VADJ to 1.8V. However, the problem is not related to the video setup. The program didn't get to main(), no application code was run. 

I found someone complain similar issue, as shown in the link:

https://forums.xilinx.com/t5/Evaluation-Boards/ZCU102-board-debug-never-gets-to-main/m-p/941351/highlight/false#M20772

It seems board related. My board has all power LEDs on. The "DONE" light is up after prgram with FPGA bit file.

Maybe the linker file change can help, but I don't know how.

Thanks and Regards,

Michelle

0 Kudos
Scholar watari
Scholar
628 Views
Registered: ‎06-16-2013

Re: ZCU102 Displayport example design not working

Hi @michelle

 

I don't understand your environment.

But, perhaps, it might be CPU power down issue even if CPU core is different as below AR.

Would you refer the following AR ?

 

https://www.xilinx.com/support/answers/69143.html

 

Best regards,

0 Kudos
Adventurer
Adventurer
618 Views
Registered: ‎09-29-2018

Re: ZCU102 Displayport example design not working

Hi

@watari

I wasn't using linux. I was using windows 10, vivado 2018.2 and SDK. I suspect the issue is that ddr is not properly trained and the starting address in ddr is not accepted. 

Thanks and Regards,

Michelle

0 Kudos
Adventurer
Adventurer
578 Views
Registered: ‎09-29-2018

Re: ZCU102 Displayport example design not working

Just to follow up this thread, I finally get the displayport example design working, by modifying the linker file. As discussed in this thread:

https://forums.xilinx.com/t5/Evaluation-Boards/ZCU102-board-debug-never-gets-to-main/m-p/941843#M20799

It turned out that ZCU102 new boards have ddr4 software in-compatible issue. I have to run code from ocm instead of ddr4.

It's disappoiting the xilinx is not responding to the issue.

Regards,

Michelle

Xilinx Employee
Xilinx Employee
569 Views
Registered: ‎06-21-2018

Re: ZCU102 Displayport example design not working

Hi Michelle,

Thanks for posting your solution!

Maybe it will work from DDR4 on 2018.3:
https://www.xilinx.com/support/answers/71961.html

Thanks,
Andres

 

0 Kudos
Adventurer
Adventurer
556 Views
Registered: ‎09-29-2018

Re: ZCU102 Displayport example design not working

@andresb 

Thanks for the information, it clearly described the issue but the solution is not clear to me.

I installed 2018.3 vivado and sdk. According to the thread, I need to generate FSBL.

I created FSBL project following the link below:

https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842019/FSBL#FSBL-HowtocreateFSBLfromSDK

I rebuilt my project (I didn't understand here how my project get affected by the new built fsbl project), anyway, as I run in debug mode, it did stop at main() but only showing Dissembly. As I stepped a few more steps, I got error " AP transaction error, DAP status 30000021"

Is there more clear instructions on how to do it?

One specific question is when generating the project, in the Target Hardare selection:

for my application, I pick the **_wapper_hw_platform_0, for generating FSBL, I selected ZCU102_hw_platform, is this correct?

Thanks!

Regards,

Michelle

project_creation.JPG
0 Kudos
Adventurer
Adventurer
524 Views
Registered: ‎09-29-2018

Re: ZCU102 Displayport example design not working

To follow up, the issue was resolved by following suggestions in this link:

https://forums.xilinx.com/t5/Evaluation-Boards/ZCU102-failed-board-interface-test/m-p/943064/highlight/false#M20849

Regards,

Michelle

0 Kudos