cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
furance921002
Visitor
Visitor
6,572 Views
Registered: ‎06-19-2016

some questions about 5324 clock recovery in VC709

QQ截图20160702135941.png

Hi all:

i'm confused with this schmestic,what is this clock recovery used?why called recovery?

The input clock is REC clock(recovery clock)from Virtex7 FPGA,The output clock is SI5324 OUT C,

connect to MGTREFCLK.could anyone tell me some details?Thanks a lot~

0 Kudos
2 Replies
gnarahar
Moderator
Moderator
6,410 Views
Registered: ‎07-23-2015

@furance921002 The Si5324 is a Jitter attenuater/clock multiplier Chip. Below is its primary purpose from the VC709 user guide UG887 Page 32 http://www.xilinx.com/support/documentation/boards_and_kits/vc709/ug887-vc709-eval-board-v7-fpga.pdf

 

si5324_vc709.JPG

- Giri
------------------------------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
------------------------------------------------------------------------------------------------------------------------

0 Kudos
furance921002
Visitor
Visitor
549 Views
Registered: ‎06-19-2016

Thanks a lot!
0 Kudos