cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
avcon_lee
Explorer
Explorer
500 Views
Registered: ‎07-17-2014

A very strange phenomenon about jesd204 IP

Jump to solution

hi, everyone

1.

Xilinx jesd204 IP is used to receive ADC data, and 8lane is selected when IP generation.
Pin pin fixed in gth129 and gth130 (FPGA model xczu9eg)

2.

Real machine test found that the data of gth129 4lane was abnormal, and the test voltage was only about 600 MV.
The 4lane data of gth130 is correct, and the voltage test is about 800mv.

3.

In order to test what causes the abnormal voltage, the following two experiments are done:

Test case 1: when only 4lane jesd204-IP is generated and pin pin is fixed on gth129, the voltage test is 800mv
Test case 2: using ibert test, whether the gth129 test alone or gth129 and 130 test at the same time, the voltage is about 800mv

I am very confused about the above abnormality. Which direction should I go to investigate?
The version of vivado is 2021.1

0 Kudos
1 Solution

Accepted Solutions
raj
Adventurer
Adventurer
285 Views
Registered: ‎05-24-2020

@avcon_lee 

Are you mapping RX lanes to the corresponding pins correctly ?

image.png

View solution in original post

7 Replies
rkhatri
Moderator
Moderator
431 Views
Registered: ‎01-10-2019

Hi @avcon_lee ,

I would recommend you to use IBERT design to verify the GT Part.

Thanks,
Rahul Khatri
---------------------------------------------------------------------------------
Please Kudo or Accept as a solution, If this Post helped you.
---------------------------------------------------------------------------------
0 Kudos
raj
Adventurer
Adventurer
376 Views
Registered: ‎05-24-2020

@avcon_lee 

Can you check if the polarity of input inverted ?

0 Kudos
avcon_lee
Explorer
Explorer
323 Views
Registered: ‎07-17-2014

@rkhatri 

In the current environment, there is no way to test the ibert data

0 Kudos
avcon_lee
Explorer
Explorer
323 Views
Registered: ‎07-17-2014

@raj 

It's checked. It's not reversed

0 Kudos
raj
Adventurer
Adventurer
286 Views
Registered: ‎05-24-2020

@avcon_lee 

Are you mapping RX lanes to the corresponding pins correctly ?

image.png

View solution in original post

avcon_lee
Explorer
Explorer
258 Views
Registered: ‎07-17-2014

@raj 

Thank you for your reminding. I checked the mapping report and found that 4lane was put on gth128.

Although I fixed the location of the pin in the xdc file,but in the file of jesd204_0_phy_gt.xdc, the position is also constrained.

After I removed the conflicting constraints, there was no problem.

0 Kudos
raj
Adventurer
Adventurer
236 Views
Registered: ‎05-24-2020

@avcon_lee 
Glad it helped you resolve the issue

0 Kudos