UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor dongfongsyu
Visitor
526 Views
Registered: ‎02-14-2015

Block RAM initialization didn't work

Dear all,

    I tried to infer a byte-write block RAM (32*8192 bits) with Vivado 2014.4 and initialize some of the data content(please see the attachment). The simulation runs correctly. However, after the bitstream  file is generated and downloaded to FPGA board(KC705), I examined the data memory content by the logic analyzer, all the memory content become zero. Has anyone encounter the same problem? Any suggestions or comments would be highly appreciated!

Tags (1)
0 Kudos