UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor dongfongsyu
Visitor
643 Views
Registered: ‎02-14-2015

Block RAM with byte write support can't preserve initialized data

Dear Community Users,

    My name is Jason and and I would like to inquire about the block ram with byte write enable feature. I have synthesized a single-port block ram with with byte write enable feature (ug901, v2071.3) and tried to initialize the data in advance. As I ran behavioral simulation, the initialized data can be read out. However, after I implemented the design and ran post-implementation functional simulation, the initialized data all vanished into the air! Does block RAM with byte write enable support cannot preserve initialized data? Has anyone ran into such problem? Both the testbench and the block RAM verilog file have been attached. Thanks.

 

 

0 Kudos