cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
931 Views
Registered: ‎06-09-2018

FIFO Full Flag

Hi everybody

i have a fifo(512*8) in my design, when full flag fifo is 1, what is the content of wr_data_count and rd_data_count of that?

Thanks.

0 Kudos
5 Replies
Highlighted
Moderator
Moderator
862 Views
Registered: ‎08-08-2017

Hi @hrmt

During the continuous writing if FIFO full flag is asserted , the  wr_data_count should reach to 512.

are you observing any anomalous behavior than this ?  Please share your simulation Screenshot.

 

-------------------------------------------------------------------------------------------------------------------------------
Reply if you have any queries, give kudos and accept as solution
-------------------------------------------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Explorer
Explorer
849 Views
Registered: ‎06-09-2018

yes in my implementation, when i inspected my design with ILA core when wr_data_count is abut 300 the full flag is 1 for one clk and in next one go to zero.

0 Kudos
Highlighted
Moderator
Moderator
842 Views
Registered: ‎08-08-2017

Can you please attache .ila or ILA screenshot depicting this unusual behaviour?

-------------------------------------------------------------------------------------------------------------------------------
Reply if you have any queries, give kudos and accept as solution
-------------------------------------------------------------------------------------------------------------------------------
0 Kudos
Highlighted
831 Views
Registered: ‎06-21-2017

I don't believe you mentioned in your post, does your FIFO use independent clocks?  Are you monitoring the signals in question using the clock domain that generated them, the write clock for the full flag and the read clock for the empty flag?  For a FIFO with independent clocks, there is an internal clock domain crossing that you need to take into account.  Look at the block diagram (figure 3-25) and the Synchronization Considerations section in the product guide for the FIFO Generator IP.

Highlighted
Adventurer
Adventurer
807 Views
Registered: ‎10-04-2018

@hrmt use FIFO debug ports such as: Data Count and Status Flags: Amost Full to see what is going on.

Sometimes ILA provides tricky results.

0 Kudos