06-02-2021 06:35 AM
I have a design using JESD204B subclass 1, with 4 lanes, with a F*K = 32.
I have some questions regarding the "Achieving Repeatable Latency" section in product guide PG066.
1) How repeatable should the values be in the BUFFER ADJUST registers? From reset+initialization cycle to cycle, I am able to see values that jump between 0 and 32. The lanes are generally within 0x4 of one another.
2) I have attempted to follow the Achieving Repeatable Latency instructions, but no combination of SYSREF DELAY or BUFFER DELAY (Reg 0x30) result in any sort of repeatable results.
3) Bumping K to 32 resulting in F*K = 64 yields similar results. From cycle to cycle, BUFFER ADJUST registers return values between 0 and 64.
Assistance with better understanding this symptom and achieving repeatable latency is appreciated.
06-04-2021 01:27 AM
What's your clocking scheme, do you follow the clocking scheme on PG066? If you do not follow the clocking scheme on user guide, then the repeatable latency can not be guaranteed.
06-10-2021 12:49 PM
We have looked through that page and our F*K settings are good.
After making some more adjustments, we found that if we run in SYSREF continuous mode, we seem to have a repeatable 0x0 to 0x4 buffer adjust which we can repeatedly adjust into the safe timing window. But running in n-shot mode still yields inconsistent results. I don't know if this is to be expected or not. For now, we are continuing to try to get our system working properly in continuous mode to achieve repeatable latency.
However, in continuous mode, I see the following errors that I do not see in n-shot:
06-11-2021 01:03 AM
not-in-table and disparity errors are definitely GT errors. Is the link clean? Have you tried to observe eye diagram? Is it good? Is power supply clean?