01-08-2020 07:36 PM
I use hmc7044 clock chip to provide reference clock and sysref clock for ku115 FPGA, and receive data from adc9208.
The clock for ADC is 2949.12MHz, the reference clock for jesd204b IP is 737.28MHz, the global clock is 368.64MHz, and the sysref clock is 2.88mhz. The output level of clock from HMC7044 is LVDS.
At the sender, the PLL of ADC9208 has been locked and LMFC has been generated.
However, at the receiving end, I read the registers of jesd204b IP of FPGA, and found that this IP core has been always in reset state, and indicated that sysref signal was not caught.
What may be the cause？
01-22-2020 07:36 AM