cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
katrenoopur
Visitor
Visitor
297 Views
Registered: ‎12-02-2020

Reset of FIFO (Asynchronous or Synchronous) obtained during instantiating FIFO from IP core of XILINX ISE is active low or active high?

I am using FIFO from IP core generator, which is BRAM-based operating at a common clock for reading and write and the reset type is asynchronous.I want to know the type of this asynchronous reset whether it is active high or active low. Is the reset type is fixed by the IP core generator or we can use as per our need?

0 Kudos
1 Reply
pthakare
Moderator
Moderator
216 Views
Registered: ‎08-08-2017

Hi @katrenoopur 

It is active high and fixed .

You can find detailed information in "reset" section of FIFO Gen IP product guide (page 127)

https://www.xilinx.com/support/documentation/ip_documentation/fifo_generator/v13_2/pg057-fifo-generator.pdf

-------------------------------------------------------------------------------------------------------------------------------
Reply if you have any queries, give kudos and accept as solution
-------------------------------------------------------------------------------------------------------------------------------
0 Kudos