UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
79 Views
Registered: ‎08-06-2017

The bit width of rx_data_out and tx_data_out of an AXI-chip2chip

c2c.PNG

捕获.PNG

What factors will affect the bit width of rx_data_out and tx_data_out in the AXI-chip2chip.

As shown in the picture(and the clock frequency of axi_c2c_selio_rx_clk_in/axi_c2c_selio_tx_clk_in is 125MHz), I have a problem, sometimes the  bit width of rx_data_out and tx_data_out in the AXI-chip2chip is 14bit, and sometimes the  bit width of rx_data_out and tx_data_out in the AXI-chip2chip is 13bit, why?  So, I don't know the  bit width of rx_data_out and tx_data_out in the AXI-chip2chip how to change.

 

What is the change rule of the  bit width of rx_data_out and tx_data_out in the AXI-chip2chip?

0 Kudos