cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
mu
Observer
Observer
488 Views
Registered: ‎09-05-2020

erros in Simulation of FIFOs in Modelsim

Hello,

we use vivado 2019.1 and  modelsim SE-64 2019.2 to simulate fifo ip,

but data from fifo is 'xxx'

fifo ip is fifo_generator_v13_2_4;

why? how to fix? 

thank you!

无标题.png

0 Kudos
8 Replies
bruce_karaffa
Scholar
Scholar
482 Views
Registered: ‎06-21-2017

Is the reset to your FIFO active low?  Are you showing it on your screenshot?  Is the FIFO reset before writing to it?

dpaul24
Scholar
Scholar
470 Views
Registered: ‎08-07-2014

@mu ,

As mentioned above please show the FIFO signals explicitly in another screenshot post.

Remember that you should read the FIFO only when it has valid data. Monitor the fifo_empty signal and the write_data_count. You should go on reading as long as write_data_count > 1 and the fifo_empty  is low. Else stop reading and wait till sufficient data is available again for reading.

why? how to fix?

I guess the problem is related to how you are controlling the write and read data to and from the FIFO. Please recheck the logic. Without looking in to your control logic RTL, I can't say more.

------------FPGA enthusiast------------
Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer has solved your problem

mu
Observer
Observer
462 Views
Registered: ‎09-05-2020

无标题.png

please check the screenshot

0 Kudos
mu
Observer
Observer
462 Views
Registered: ‎09-05-2020

the fifo is reset before writing.

0 Kudos
bruce_karaffa
Scholar
Scholar
460 Views
Registered: ‎06-21-2017

One more time.  Which signal is the reset to the FIFO?  Is the reset active high or active low?

0 Kudos
drjohnsmith
Teacher
Teacher
444 Views
Registered: ‎07-09-2009

why is the valid going "unknown" 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
mu
Observer
Observer
444 Views
Registered: ‎09-05-2020

thank you very much for your reply!

we have fixed it

there are errors in RTL

mu
Observer
Observer
443 Views
Registered: ‎09-05-2020

there are errors in RTL

thank you!

0 Kudos