Top Tagged

ZynqMP ZCU102 XMPU DDR not working - ( ‎05-22-2017 01:25 AM )

by on Latest post on by

1 Reply 2816 Views

0

1

problem with Micro-blaze block design with MIG DDR... - ( ‎05-02-2017 03:13 AM )

by on

0 Replies 2733 Views

0

0

Too many comps of type "PLL_ADV" found to fit this... - ( ‎04-19-2017 07:19 AM )

by on Latest post on by

3 Replies 3202 Views

0

3

PS DRAM vs. PL DRAM - ( ‎02-15-2017 04:14 AM )

by on Latest post on by

4 Replies 3776 Views

0

4

Re: Implemented two different IPs using 32 and 64 ... - ( ‎02-03-2017 05:04 AM )

by on

2 Replies 4613 Views

0

2

Implemented two different IPs using 32 and 64 AXI ... - ( ‎02-01-2017 10:23 AM )

by on Latest post on by

4 Replies 4679 Views

0

4

I am not being able to write into DDR or OCM using... - ( ‎12-26-2016 12:13 PM )

by on Latest post on by

3 Replies 5457 Views

0

3

Re: selectio ip in lvds,ddr mode with serializatio... - ( ‎10-12-2016 04:35 AM )

by on

0 Replies 4912 Views

0

0

Re: How to constrain system synchronous DDR output... - ( ‎10-02-2016 07:30 PM )

by on

1 Reply 9562 Views

0

1

Video Processing with ARM on Zynq (Bare Metal) - ( ‎05-26-2016 07:15 AM )

by on Latest post on by

6 Replies 8754 Views

0

6

ISERDES and DDR input - ( ‎04-29-2016 06:34 AM )

by on Latest post on by

3 Replies 7318 Views

0

3

Zynq without DDR - ( ‎04-29-2016 01:27 AM )

by on Latest post on by

17 Replies 10286 Views

0

17

Memory access - ( ‎04-20-2016 11:37 PM )

by on Latest post on by

1 Reply 8491 Views

0

1

Re: Zynq Write to DDR from PL - ( ‎04-01-2016 05:18 AM )

by on

1 Reply 4030 Views

0

1

how to write to DDR in Zynq from PL - ( ‎04-01-2016 03:01 AM )

by on Latest post on by

9 Replies 11934 Views

0

9

Is negative set_input_delay valid - ( ‎03-31-2016 04:41 AM )

by on Latest post on by

9 Replies 12074 Views

0

9

Re: Zynq + Petalinux reserve a DDR memory region - ( ‎03-26-2016 08:37 AM )

by on

1 Reply 25324 Views

0

1

Write and read from DDR using Ethernet - ( ‎03-22-2016 09:10 AM )

by on Latest post on by

7 Replies 12070 Views

0

7

Unisim bufg/iddr modelsim problem - ( ‎03-01-2016 01:42 AM )

by on Latest post on by

1 Reply 6302 Views

0

1

RLAST is grounded at MicroBlaze M_AXI_DP - ( ‎02-20-2016 04:29 AM )

by on Latest post on by

22 Replies 8835 Views

0

22

ZedBoard DDR Power Consumption Oddity - ( ‎02-16-2016 04:38 AM )

by on Latest post on by

10 Replies 10396 Views

0

10

Interfacing an 1 Gsps DDR parallel ADC ADC08D1020 - ( ‎01-08-2016 10:57 AM )

by on Latest post on by

8 Replies 11515 Views

0

8

Meeting timing on Artix 7 DDR LVDS with Select IO ... - ( ‎11-25-2015 11:59 AM )

by on Latest post on by

6 Replies 11086 Views

0

6

DDR LVDS Receiver in k7 - ( ‎10-19-2015 02:21 AM )

by on

0 Replies 5305 Views

0

0

Unable to load and run bare metal program in DDR f... - ( ‎07-08-2015 07:06 AM )

by on Latest post on by

2 Replies 10886 Views

0

2

Wirte and Read bit pattern into a fast memory - ( ‎06-15-2015 03:48 PM )

by on Latest post on by

1 Reply 7106 Views

0

1

How to store file in DDR memory? - ( ‎06-01-2015 05:26 AM )

by on Latest post on by

2 Replies 5307 Views

0

2

[Error] Transfer data from CF card to DDR RAM - ( ‎04-25-2015 03:47 AM )

by on Latest post on by

1 Reply 7954 Views

0

1

Data on UART ZC7020 - ( ‎04-21-2015 01:00 AM )

by on Latest post on by

1 Reply 4056 Views

0

1

How to get complete access to an 8GB memory module... - ( ‎12-08-2014 02:54 PM )

by on Latest post on by

3 Replies 9706 Views

0

3

V7 Max DCI Output Rate Expectable - ( ‎11-05-2014 03:37 PM )

by on Latest post on by

10 Replies 10708 Views

0

10

V7 DDR Output Fails To Join OLOGIC - ( ‎10-31-2014 08:05 PM )

by on

0 Replies 5033 Views

0

0

Re: Axi DMA simple transfer addressing question - ( ‎08-19-2014 01:44 PM )

by on

2 Replies 9392 Views

3

2

ADC Data Collection in Spartan 6 (90% resource uti... - ( ‎05-02-2014 03:38 AM )

by on Latest post on by

3 Replies 7368 Views

0

3

Timing Constraints for ADC LVDS DDR - ( ‎12-19-2013 02:33 PM )

by on Latest post on by

5 Replies 12576 Views

0

5

Vivado HLS - Pointer - Offset Address - ( ‎12-19-2013 10:42 AM )

by on Latest post on by

2 Replies 8777 Views

0

2

How to write an image into DDR SDRAM of ML403 Virt... - ( ‎11-29-2013 08:51 PM )

by on Latest post on by

2 Replies 3004 Views

0

2

Zynq, Vivado 2013.2: *.csv vs ZYNQ7 Processing Sys... - ( ‎10-21-2013 12:19 AM )

by on Latest post on by

3 Replies 3856 Views

0

3

BRAM to DDR Transfer using CDMA - ( ‎08-13-2013 06:33 AM )

by on Latest post on by

2 Replies 4206 Views

0

2

OFFSET IN with clk phase offset and prorating - ( ‎07-25-2013 06:05 AM )

by on Latest post on by

3 Replies 10200 Views

0

3

Zynq UCF Contains DDR Interface - ( ‎07-23-2013 06:58 AM )

by on Latest post on by

4 Replies 5511 Views

0

4

PLB-based peripheral read/write to DDR - ( ‎07-12-2013 05:25 PM )

by on Latest post on by

1 Reply 2628 Views

0

1

Re: Constraining Source Synchronous Edge-Aligned D... - ( ‎06-06-2013 03:45 AM )

by on

0 Replies 9144 Views

0

0

Swapping DQ Bytes and Bits within a Byte - ( ‎02-27-2013 12:26 PM )

by on Latest post on by

2 Replies 4815 Views

0

2

XDC constraints - Source Synchronous ADC DDR - ( ‎02-08-2013 07:59 AM )

by on Latest post on by

2 Replies 13669 Views

0

2

ADC differential DDR interface to Spartan 6 - ( ‎12-01-2012 02:09 PM )

by on Latest post on by

6 Replies 10454 Views

0

6

Unroutable design - ERROR:Route:472 - ( ‎11-27-2012 02:37 AM )

by on Latest post on by

37 Replies 15199 Views

0

37

Place:1073- Process "Map" failed - Spartan 6 with ... - ( ‎11-14-2012 03:22 AM )

by on Latest post on by

3 Replies 8060 Views

0

3

DDR Data Aquisition - ( ‎11-07-2012 02:03 PM )

by on

0 Replies 2273 Views

0

0

MCB Spartan 6 Simulation - problems with readout f... - ( ‎09-24-2012 05:04 AM )

by on Latest post on by

3 Replies 5419 Views

0

3