Latest Tagged

Microblaze DDR Memory and DMA - ( ‎01-25-2021 04:27 AM )

by on

0 Replies 79 Views

0

0

Microblaze Memory and DMA - ( ‎01-22-2021 05:43 PM )

by on Latest post on by

2 Replies 187 Views

0

2

DDR input/output cell - ( ‎01-07-2021 08:12 AM )

by on Latest post on by

6 Replies 300 Views

0

6

VDMA Read and Write from DDR Memory - ( ‎12-16-2020 02:36 AM )

by on Latest post on by

1 Reply 174 Views

0

1

PS DDR timing with Petalinux - ( ‎12-07-2020 02:35 PM )

by on Latest post on by

9 Replies 641 Views

0

9

Is it possible to connect 32bit DDR at PL side on ... - ( ‎11-22-2020 08:26 PM )

by on Latest post on by

6 Replies 437 Views

0

6

PS DDR register errors next step? - ( ‎11-03-2020 11:20 AM )

by on Latest post on by

8 Replies 819 Views

0

8

Automatic Zynq PS DDR & System Pin Placement in Pl... - ( ‎10-15-2020 12:35 PM )

by on

0 Replies 305 Views

0

0

CRITICAL WARNING: [PSU-1] Actual device frequency... - ( ‎09-30-2020 08:18 AM )

by on Latest post on by

5 Replies 737 Views

1

5

Zynq UltraScale+ MPSoC: ZCU106 REVA BSP fails boo... - ( ‎09-24-2020 03:11 AM )

by on Latest post on by

2 Replies 298 Views

0

2

VIVADO 2019.2 PS DDR data bus width - ( ‎09-11-2020 06:53 AM )

by on Latest post on by

1 Reply 338 Views

1

1

Ethernet throughput test on Zynq - ( ‎09-10-2020 02:22 AM )

by on Latest post on by

1 Reply 427 Views

0

1

Center-Aligned DDR interface Dynamic Capture - ( ‎09-03-2020 01:31 AM )

by on Latest post on by

1 Reply 440 Views

0

1

ddr interface dqs phase shift in UltraScale+ devic... - ( ‎08-05-2020 01:18 AM )

by on Latest post on by

3 Replies 533 Views

0

3

Accessing DDR from pre-built Linux image on ZC702 - ( ‎07-30-2020 03:51 AM )

by on

0 Replies 218 Views

0

0

Zynq without DDR memory power supply design - ( ‎06-08-2020 01:38 AM )

by on Latest post on by

4 Replies 553 Views

0

4

Replace DDR4 SDRAM MIG IP memory part without re-r... - ( ‎06-06-2020 10:46 PM )

by on Latest post on by

3 Replies 537 Views

0

3

DDR sysclk input circuit, UGs disagree - ( ‎05-13-2020 04:46 AM )

by on Latest post on by

2 Replies 382 Views

0

2

Can I leave al DDR (including all VCCO_DDR) pins u... - ( ‎04-07-2020 08:24 AM )

by on Latest post on by

4 Replies 504 Views

0

4

ADC DDR capturing using FMC interface even odd in ... - ( ‎03-31-2020 04:21 PM )

by on Latest post on by

10 Replies 1122 Views

0

10

DDR shared memory between both cores. - ( ‎03-19-2020 02:41 AM )

by on

0 Replies 391 Views

0

0

ZynqMP UltraScale+ single rank monolithic 16Gb DDR... - ( ‎03-05-2020 06:36 AM )

by on Latest post on by

1 Reply 790 Views

0

1

SDAccel examples - ( ‎02-27-2020 02:31 PM )

by on

0 Replies 276 Views

0

0

Zynq 7000 compatibility with 8-bit DDR for custom ... - ( ‎02-10-2020 06:59 AM )

by on Latest post on by

1 Reply 451 Views

0

1

Re: Alveo U250 XDC mismatch with DDR4 controller - ( ‎01-30-2020 08:42 AM )

by on

0 Replies 374 Views

0

0

DDR memory access from PL simulation - ( ‎01-07-2020 07:42 AM )

by on Latest post on by

1 Reply 504 Views

0

1

MIG write confusion in ug586 - ( ‎12-11-2019 02:32 AM )

by on Latest post on by

4 Replies 647 Views

0

4

Re: MIG back-to-back write timing confusion - ( ‎12-10-2019 02:16 AM )

by on

0 Replies 555 Views

0

0

Zynq 7000: How to Debug DDR Controller PHY (DDRP) ... - ( ‎12-04-2019 06:12 AM )

by on Latest post on by

1 Reply 405 Views

0

1

Spartan 6 ADC interface (DDR) following xapp1064 f... - ( ‎11-21-2019 02:33 AM )

by on Latest post on by

3 Replies 581 Views

0

3

PL DMA asserts tvalid too soon - false data transm... - ( ‎11-18-2019 07:26 AM )

by on Latest post on by

2 Replies 494 Views

0

2

Using all DDR banks as combined memory on FPGA boa... - ( ‎11-12-2019 05:52 PM )

by on

0 Replies 240 Views

0

0

Linux memory access using mmap - ( ‎10-30-2019 06:06 AM )

by on Latest post on by

3 Replies 932 Views

0

3

Force M-AXI number of outstanding read transaction... - ( ‎10-28-2019 05:57 PM )

by on

0 Replies 615 Views

0

0

Difficulty updating the wdata bus of an AXI4-Lite ... - ( ‎10-27-2019 12:32 PM )

by on

0 Replies 451 Views

0

0

Re: Zynq UltraScale+ LPDDR4 signal skew - ( ‎10-17-2019 03:10 AM )

by on

2 Replies 450 Views

0

2

Disabling DDR on Zynq PS in old design - ( ‎10-03-2019 09:55 AM )

by on Latest post on by

1 Reply 447 Views

0

1

Describe Off-chip Memory with Specific Bandwidth - ( ‎09-24-2019 09:19 PM )

by on Latest post on by

5 Replies 1155 Views

0

5

Re: How to convert .elf into .bin in Baremetal OS - ( ‎09-06-2019 02:34 AM )

by on

0 Replies 1043 Views

0

0

How To change the DDR Execution Address Location i... - ( ‎08-28-2019 03:26 AM )

by on Latest post on by

2 Replies 572 Views

0

2

dram test interpretation - ( ‎08-16-2019 10:32 PM )

by on Latest post on by

3 Replies 742 Views

0

3

PL DDR 读写数据错误 - ( ‎08-01-2019 07:04 PM )

by on Latest post on by

5 Replies 706 Views

0

5

Reset proof ram witn ZynqMP - ( ‎07-18-2019 05:39 AM )

by on

0 Replies 437 Views

0

0

Image send from PS to PL with AXI4-Stream Interfac... - ( ‎07-11-2019 05:49 AM )

by on Latest post on by

12 Replies 2413 Views

0

12

ZCU102 PL DDR 4GB Map DMA - ( ‎06-05-2019 05:50 AM )

by on Latest post on by

2 Replies 1165 Views

0

2

Re: Axi DMA simple transfer addressing question - ( ‎08-19-2014 01:44 PM )

by on

2 Replies 9332 Views

3

2

MicroBlaze design running in BRAM and DDR - ( ‎04-03-2019 02:38 PM )

by on Latest post on by

3 Replies 987 Views

0

3

2x SDK bugs: Zynq FSBL incorrectly references non-... - ( ‎03-24-2019 05:38 AM )

by on Latest post on by

5 Replies 718 Views

0

5

Zynq DDR compatibility issues - ( ‎03-18-2019 08:36 AM )

by on Latest post on by

5 Replies 1210 Views

0

5

Axi Master IP accessing PS Memory on ZedBoard - ( ‎03-15-2019 10:02 PM )

by on Latest post on by

3 Replies 1078 Views

0

3