UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Latest Tagged

Why does the utilization report give me two sets o... - ( ‎08-11-2016 08:50 AM )

by on Latest post on by

1 Reply 4466 Views

0

1

understanding vivado csynth result - why is there ... - ( ‎06-26-2016 04:45 PM )

by on Latest post on by

2 Replies 5054 Views

0

2

"max. freq" of a design ... - ( ‎10-13-2014 12:36 AM )

by on Latest post on by

2 Replies 9190 Views

0

2

Synthesis Report not Updating after Successive Run... - ( ‎11-07-2013 11:26 AM )

by on Latest post on by

2 Replies 4445 Views

0

2

newbie - can not find error reports for compiles (... - ( ‎03-01-2010 11:00 AM )

by on Latest post on by

1 Reply 3345 Views

0

1

Skew and delay - ( ‎02-05-2010 02:54 AM )

by on Latest post on by

1 Reply 5489 Views

0

1

Influence of IOBs / PINs on leakage? - ( ‎10-01-2009 02:47 AM )

by on

0 Replies 2550 Views

0

0

Re: DCI on Virtex 5 - ( ‎07-09-2009 05:29 AM )

by on

1 Reply 7273 Views

0

1

Why "Minimum Data Path" delay value is larger than... - ( ‎05-21-2009 08:15 PM )

by on Latest post on by

1 Reply 6627 Views

0

1