Tagging Leaderboards

Top Tagged Posts in "Software Development and Acceleration"

Subject

Replies

Author

Kudos

Views

Latest Post

SystemC bundle/group sc_in & sc_out ports - ( ‎01-11-2017 09:18 AM )

0

1

3537

by

Describe Off-chip Memory with Specific Bandwidth - ( ‎09-24-2019 09:19 PM )

5

0

1278

by

Post-addition of MAC operation not mapped to DSP (... - ( ‎08-12-2019 01:40 PM )

7

0

1420

by

Re: C simulation in Vivado HLS 2016.1 not working ... - ( ‎11-11-2016 09:39 AM )

1

0

5998

by

ERROR: Linting 83-3010, long type not supported Wi... - ( ‎06-14-2019 09:00 AM )

0

0

519

by

Pipe functions: write_pipe, read_pipe, get_pipe_nu... - ( ‎02-22-2019 07:14 AM )

2

0

1263

by

OPENCV ON HLS FOR 2D FILTERS - ( ‎03-21-2021 07:45 AM )

1

0

167

by

HLS Interval 1 logic unable to receive/send data f... - ( ‎07-21-2020 02:06 PM )

0

0

413

by

Identify an expression implemented by DSP resource... - ( ‎09-17-2019 06:11 PM )

2

0

1037

by

Re: C simulation in Vivado HLS 2016.1 not working ... - ( ‎11-08-2016 11:00 AM )

2

0

6047

by

Top Tagged Posts in Community

Subject

Replies

Author

Kudos

Views

Latest Post

Re: OFDM modulator - ( ‎01-23-2009 07:29 AM )

4

0

19993

by

Re: ML507 AD9980 I2C bus - ( ‎08-07-2009 10:34 PM )

1

0

17279

by

Re: ML507 AD9980 I2C bus - ( ‎04-29-2009 02:44 PM )

2

0

17890

by

Xilinx® Training on Connectivity - ( ‎03-09-2011 01:46 PM )

0

2

6861

by

Xilinx® Training on PCIe Design - ( ‎03-09-2011 01:48 PM )

1

1

12315

by

Re: Editing the crtinit.s file "Default C run-time... - ( ‎03-16-2009 04:18 AM )

1

0

11130

by

Re: OFDM simulation - ( ‎03-16-2009 11:49 PM )

3

1

25504

by

OFDM simulation - ( ‎02-09-2009 07:54 AM )

12

1

22801

by

Xilinx® Training on DSP FPGA Design - ( ‎03-09-2011 01:40 PM )

1

4

11924

by

Re: loop iteration limit - ( ‎09-18-2009 05:22 AM )

5

0

18522

by

Top Taggers in "Software Development and Acceleration"

Member

Count

Top Taggers in Community

Member

Count