Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
dsakjl
Explorer
View all badges
Community Forums
:
About dsakjl
Latest posts by dsakjl
Subject
Views
Posted
Re: QDMA: soft_reset_n and axi_aresetn
PCIe and CPM
32
04-20-2021
01:29 AM
Re: how to avoid the pipeling hang
High-Level Synthesis (HLS)
31
04-19-2021
02:20 AM
Re: vitis_hls crash
High-Level Synthesis (HLS)
128
04-16-2021
07:13 AM
Re: Vitis HLS 2020.2: GUI not starting
Design Entry
66
04-16-2021
01:24 AM
Re: Vitis_HLS 2020.2 not starting only splash scre...
Design Entry
314
04-16-2021
01:21 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: vitis_hls crash
High-Level Synthesis (HLS)
128
04-16-2021
07:13 AM
Re: Vitis HLS 2020.2: GUI not starting
Design Entry
66
04-16-2021
01:24 AM
Re: operation between ap_uint<n> and the usual uin...
High-Level Synthesis (HLS)
105
03-29-2021
12:34 AM
Re: Verilog ip in vivado hls
High-Level Synthesis (HLS)
143
03-24-2021
05:03 AM
Re: Does Vivado implementation options overwrite V...
High-Level Synthesis (HLS)
227
03-04-2021
12:49 PM
View All ≫
Community Statistics
Posts
233
Solutions
30
Kudos given
39
Kudos received
62
Member Since
2018-07-20
Contact Me
Kudos from
Member
Kudos
alen_89
2
muncrief
1
jinseokim804
3
aminsutFinal
1
Ajin
1
View All ≫
Kudos given to
Member
Kudos
deepeshm
14
edmeme
1
watari
1
randyh
4
joancab
1
View All ≫
Latest Tags
No tags yet
