Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
rbriegel
Contributor
View all badges
Community Forums
:
About rbriegel
Latest posts by rbriegel
Subject
Views
Posted
Re: How to set route directives in Vitis 2019.2?
Vitis Acceleration, SDAccel, SDSoC
205
03-22-2021
06:11 AM
How to set route directives in Vitis 2019.2?
Vitis Acceleration, SDAccel, SDSoC
224
03-22-2021
05:55 AM
Re: How to make PL-DDR accessible for Vitis (Visio...
Vitis Acceleration, SDAccel, SDSoC
338
01-29-2021
04:38 AM
Re: How to make PL-DDR accessible for Vitis (Visio...
Vitis Acceleration, SDAccel, SDSoC
353
01-29-2021
01:26 AM
Re: How to make PL-DDR accessible for Vitis (Visio...
Vitis Acceleration, SDAccel, SDSoC
397
01-28-2021
12:48 AM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: LSTM support by DNNDK + DPU for EDGE INFERENCE
AI and Vitis AI
758
11-19-2019
02:10 AM
Re: Decent gives error with Dropout layer.
AI and Vitis AI
606
08-28-2019
05:13 AM
Re: [V3.0_190624, TF, 16.04LTS] Decent_q quantizat...
AI and Vitis AI
1997
08-23-2019
02:32 AM
View All ≫
Community Statistics
Posts
45
Solutions
3
Kudos given
4
Kudos received
7
Member Since
09-11-2018
Contact Me
Online Status
Offline
Date Last Visited
03-26-2021
11:09 AM
Kudos from
Member
Kudos
ek9852
1
gguasti
2
vaibhav810
1
ueda@macro-send
.com
1
quentonh
1
View All ≫
Kudos given to
Member
Kudos
syedz
1
mrdwq
1
quentonh
1
erezmano
1
View All ≫
Latest Tags
No tags yet
