Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Solutions
Products
Support
Account
My Account
Create Account
Sign Out
Search
All
Silicon Devices
Boards and Kits
Intellectual Property
Support
Documentation
Knowledge Base
Community Forums
Partners
Videos
Press
Search
Browse
Sign In
Help
gszakacs
Professor
View all badges
Community Forums
:
About gszakacs
Latest posts by gszakacs
Subject
Views
Posted
Re: Avatar images
Welcome & Join
1487
01-29-2020
06:48 PM
Re: NgdBuild:604 - ngc file is not recognized in L...
Implementation
1331
03-30-2019
04:00 PM
Re: Measure time between pulses with the highest p...
Other FPGA Architecture
679
03-19-2019
02:20 PM
Re: Spartan6 3.3V input on a Bank3 with 2.5V VCC_I...
Other FPGA Architecture
1224
03-17-2019
06:44 PM
Re: I2c code in verilog
Design Methodologies and Advanced Tools
9384
01-17-2019
06:43 PM
View All ≫
My Accepted Solutions
Subject
Views
Posted
Re: Propagation of high impedance signals through ...
Processor System Design and AXI
1734
07-23-2018
06:45 PM
Re: ISIM 0X problem
Simulation and Verification
4484
07-28-2017
07:21 PM
Re: VRN & VRP
Versal and UltraScale Architecture™
6113
07-28-2017
07:15 PM
Re: need a slow clock for ILA
Vivado Debug and Power Estimation Tools
9561
07-02-2017
12:00 PM
Re: inout port input constraint problem
Timing Analysis
5811
05-28-2017
01:51 PM
View All ≫
Community Statistics
Posts
9080
Solutions
1169
Kudos given
446
Kudos received
1889
Member Since
08-14-2007
Contact Me
Online Status
Offline
Date Last Visited
02-21-2020
09:22 PM
Kudos from
Member
Kudos
nima321
2
hpbhat
1
alew_wouter
3
liyewen
1
drjohnsmith
5
View All ≫
Kudos given to
Member
Kudos
mikezgrt
2
nupurs
2
chapman
8
nzeut
2
ralfk
3
View All ≫
Latest Tags
verilog
VHDL
wrong forum
dsp
DUPLICATE
Duplicate thread
Missing Attachment
RTFDS
system verilog
Thread Piracy
Crosspost
gimme code
Homework
ISE
license
licensing
mig
PCI Express
RTFM
Alphabet soup
ASIC prototype
BlueScreenOfDeath
Boards & Kits
chipscope
configuration
CPLD
decoupling
Dual rank
embedded
Embedded Processing
View All ≫