Xilinx Homepage
    • My Account
    • Create Account
  • All
  • Silicon Devices
  • Boards and Kits
  • Intellectual Property
  • Support
    • Documentation
    • Knowledge Base
    • Community Forums
  • Partners
  • Videos
  • Press
Sign In Help
vivekv80
vivekv80
Visitor
10 Topics
5 Replies
5 Topics
First Reply
First Topic
View all badges
  • Community Forums
  • :
  • About vivekv80
Latest posts by vivekv80
Subject Views Posted

LWIP application Microzed 7020 -> read and print b...

Processor System Design and AXI
4628 ‎07-11-2016 02:16 PM

Re: FPGA board to interface with ADC (>10 GHz)

Xilinx Evaluation Boards
7660 ‎07-29-2015 06:42 AM

FPGA board to interface with ADC (>10 GHz)

Xilinx Evaluation Boards
7770 ‎07-28-2015 08:08 AM

Simulating fixed point multiplication using floati...

Simulation and Verification
2821 ‎08-28-2012 12:10 PM

Re: IBUFDS error when using GTX transceivers on Vi...

Ethernet
5584 ‎06-20-2011 08:06 AM
View All ≫
Community Statistics
Posts 17
Solutions 0
Kudos given 0
Kudos received 0
Member Since ‎05-20-2010
Contact Me
Online Status
Offline
Date Last Visited
‎07-11-2016 06:17 PM
Latest Tags
  • gtx
  • 64-bit Linux OS
  • Aurora
  • BLK_MEM_GEN v2.8
  • BLK_MEM_GEN_v2_8
  • fixed point calculation
  • floating point core v5
  • GTX transceiver 12.3 10…
  • ISE 10.1
  • ISE12.3 translation err…
  • ISE13.1
  • ISE13.4
  • ISim
  • latency calculation
  • Linux 64-bit OS
  • LVDS
  • lwIP
  • mgt
  • Microzed 7020
  • simulation
  • synthesis
  • Synthesis ISE12.4 Virte…
  • Virtex6
  • Virtex7
  • ZYNQ
View All ≫
  • 日本語
  • 简体中文
  • Connect on LinkedIn
  • Follow us on Twitter
  • Connect on Facebook
  • Watch us on YouTube
  • Subscribe to Newsletter
  • 日本語
  • 简体中文
© 2021 Xilinx
  • Privacy
  • Legal
  • Supply Chain Transparency
  • Contact